



# 2019 SiC 반도체 컨퍼런스

P-11

질화열처리를 통한 열산화막과 4H-SiC 계면의 전기적 특성 향상에 관한 연구

강예환, 윤승복, 김기현, 이정훈, 박현, 양창현<sup>a</sup>

Ye Hwan Kang, Seung Bok Yun, Ki Hyun Kim, Jung Hun Lee, Hyeon Park, Yang Chang Heon<sup>a</sup>

(주)에스파워테크닉스

## Abstract:

Thermally nitrided oxide has been widely employed as gate oxide in 4H-SiC based metal-oxide-semiconductor (MOS) high power devices due to its low SiC-SiO<sub>2</sub> interface trap density ( $D_{it}$ ). Majority of these works were performed at temperature lower than 1200 °C. There are limited reports on the effect of nitrided oxide, both directly grown or post-oxidation annealed, at higher temperature. First, the HTO gate oxide was formed at 1350 °C for 27 min. in dry O<sub>2</sub> ambient, followed by NO POA at 1300 °C for 30 min. (oxide thickness ~ 57 nm). For comparison, a 55-nm-thick Pyrogenic Re-oxidized (PR) SiO<sub>2</sub> grown at 1150 °C was also prepared. After thermal gate oxide formation, NO POA treatments were performed at 1175 °C for 3 hours. The detailed description of the fabrication procedures for the MOS capacitors has been given elsewhere. The values of  $D_{it}$  for PR SiO<sub>2</sub> with NO POA was lower than that of the high temperature grown oxide at 1350 °C in dry O<sub>2</sub> ambient. Especially high temperature grown oxide at 1350 °C with NO POA at 1300 °C showed the lowest  $D_{it}$ . The measured  $D_{it}$  (at 0.3 eV, below the 4H-SiC conduction band edge) of high temperature grown oxide with NO POA was  $\sim 3.1 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ . The flatband voltage( $V_{FB}$ ) and effective oxide charge density( $Q_{eff}$ ) were significantly reduced by using the high temperature grown oxide at 1350 °C with NO POA at 1300 °C as compared with the value of the PR SiO<sub>2</sub> at 1150 °C that had underwent NO POA at 1175 °C. On the other hand, the high temperature oxide grown at 1350 °C with NO POA at 1300 °C showed higher  $V_{FB}$  and  $Q_{eff}$  uniformity as compared with the values of PR SiO<sub>2</sub> with NO POA at 1175 °C. This result suggests that NO POA at 1300 °C effectively improved the  $V_{FB}$ ,  $Q_{eff}$  characteristics of the MOS capacitors. This result indicates that the  $D_{it}$  at SiO<sub>2</sub>/SiC interface is controlled efficiently by HTO and NO POA at high temperature.

## Keywords

Silicon Carbide, MOSCapacitor, NO aneal, Gate Oxide

## a. 교신저자 이메일

chyang@ypt.co.kr

---